Introduction
As the types of defects that are causing small leakage currents are more and more difficult to find with decreasing feature size, more advanced analysis strategies have to be developed to meet reliability demands. A method based on a delta Iddq test has been developed to sort out parts with potential reliability issues. Those parts are fully functional, but show small Iddq variations indicating weak parametric problems. This paper first explains how this algorithm is applied to reject as many suspicious parts as possible and not throwing away any good parts at the same time. The most interesting question for the failure analyst will be answered in the main part: What kind of defects, if any, can be found on the rejected (but functional) chips, that could have an impact on reliability? The failure analysis flow based on devices failing the delta IDDQ test is shown and a variety of physical defects that can be found with this method is presented. In addition the benefit for physical failure analysis will be explained.
Electrical Characterization
The devices under test are logic chips for automotive applications manufactured in a 130nm embedded flash process. Due to their field of application very high standards in terms of reliability considerations have to be abided by when designing the electrical test procedures to sort out defective devices. To meet the advanced reliability requirements an additional test procedure based on differential current measurements was developed that is supposed to be sensitive to defects that cause very small leakage currents compared to the total current consumption. The test strategy is applied on chips that have already passed all functional tests. Especially it must be noted that there were no scan fails detected. The defects that are detected by the ∆Iddq test do not have any impact on the functionality, but possibly on reliability. The method uses a pattern similar to a scan shift pattern which makes pattern generation easy. The temperature for this test is set to 25°C, and the applied voltage is increased compared to nominal value. The electrical test is based on a scan pattern, which is stopped at certain predefined vectors. The IDDQ pattern is applied by the test system and stopped after each vector. Then the current consumption is measured and after synchronization with the tester system the next vector is applied. This procedure is repeated with up to several hundred vectors, so a comparison of the Iddq values at different vectors can be done (see fig. 1 ). The distribution of Iddq values is used to differentiate between good dies and potentially unreliable parts by applying a maximum delta Iddq limit [4] . The absolute current consumption was well within spec for the chosen chips. In order to perform the physica failure analysis lab we had to reproduce the delta Iddq test and run the test pattern during localization analysis. We used a Hilevel ETS768 tester to run the pattern while taking Photon Emission Microscopy images at the same time using a Hamamatsu Phemos1000 microscope. The emission was taken with an InGaAs detector that allowed taking a series of images at different vectors in a short time. The dice that are picked for physical analysis were contacted by a probecard and analyzed in backside mode. PEM signals, which were not see deviations, could be found at certain vectors (fig 3) . The spots were found on several chips at different positions, so a systematic design problem or mask defect could be excluded. A clear correlation was found between the existence of emission spots and the maxima of the Iddq curve. In most cases emission spots were only found at those vectors with higher current (fig 2) , whereas the spot disappeared when the pattern was incremented to a "low current" vector. In few cases the emission was observed at any vector, however. T examples below. After Global Failure Localisation the chips were delayered top down to contact level. In case no issues have been detected in the metallization, electrical measurements of the transistors in the area of the photon emission were performed. For the accurate localization of the defect site and to get a precise idea of the leakage path Atomic Force Probing (AFP) has been used as the method of choice. With a Multiprobe AFP system it is possible to characterize single devices by contacting them directly at contact level. Not only the topography of the sample surface can be obtained by scanning the tips, but simultaneously also the current going through the probe tips to the ground substrate is measured in pico Ampere range and displayed as current maps. The analysis of these current maps can indicate faulty contacts.
Cross-secti Transmission Electron Microscopy (TEM).
This approach is a combination of several failure analysis methods and has proven a high effectiveness in finding parametric defects. The global and internal localization allow generating a hypothesis substantiated enough to be proven by direct TEM imaging. A larger number of samples was analysed this comprehensive understanding of the origin of the higher delta Iddq values and their impact on reliability. A success rate of 80% has been demonstrated and has made this approach a standard procedure for baseline analysis of complex logic fails. Some typical results are presented in the following.
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Following t was detected in the logic area at vectors with increased current. The optical resolution of the emission microscope is not sufficient to allow the localization of a single transistor in today's technologies, because the spot covers a larger area. For this reason internal localization with the AFP was required.
After polis was scanned with a single probe tip connected to the ground and microscope light for charge generation. In fig. 4 the recorded current map is shown. On the current map a bright contact is visible and indicates a leakage current to the n-well. This conspicuous contact represents the p + drain contact of a PMOS transistor. By comparing the layout information (shown in fig. 4 ) with the current map no other contacts are remarkable. in fig. 4, right) . In the logarithmic plotted graph ( fig. 5 ) a drain-source leakage of 20nA at a gate voltage of 0V is clearly visible. This electrical behaviour of the PMOS drain contact leads to the conclusion that there is a high resistance leakage path between the p + drain contact and the n-well.
contact. If the aggressive gas WF 6 can react with the silicon substrate during the contact fill such empty channels are formed. Typically a tungsten plug can be found at the end of the channel. The electrical charge gets lost along the destroyed silicon crystal and the diffused tungsten.
Case 2
The PEM spot was found at the edge of a large buffer structure. The top down delayering did not reveal any issues in the metallization, so the Atomic Force Prober was chosen The visualization of w (TEM).Therefore a thin lamella of the suspicious area was prepared parallel to surface by Focused Ion Beam (FIB). By this technique the thickness of the interesting area can be reduced to the dimension of a typical TEM cross section lamella. This kind of preparation was chosen because of the unknown position of the leakage path around the contact. Fig.  6a shows the TEM plainview image of the target contact and neighbour gate. A wormhole beside of target contact could be found. Such a defect inside silicon crystal could explain the electrical fail. To find the exact position and cause of the leakage path a TEM cross section was prepared out of the plainview lamella by using the lift out technique at a FIB Dual Beam FEI Strata 400 [4] . After top-down polishing to contact level first the contacts around the spot region were inspected for existing leakages. Current maps of the spot region were recorded with f and backward biased probe tips with a grounded p-substrate. The current map of the spot region obtained with a f biased probe tip of 1V shows bright contacts in a position where dark contacts have to be expected (see fig. 8 These bright contacts represent gate contacts and an n + drain contact of a NMOS transistor (encircled in fig. 8, left) . These gate contacts and the drain contact didn't appear in the corresponding current map of a a led he p-substrate. This behavior of e gate-and the source contacts in the current map is a clear orward orward , left). reference s mple (encirc in fig. 8, right) . The n + source contact is connected to the p-substrate and therefore it has the same strong current signal as the contacts connected to t th hint for leakage currents to the substrate and leads to a dysfunctional NMOS transistor causing the PEM spot. Next step was to isolate and verify the expected leakage path characteristics of t OS. At first the transfer characteristic was measured by applying the grou source contact to the n-well, sweeping the gate from 0V to 1.5V in 0.05V steps and a constant drain voltage of 1.5V. In the linear plotted transfer characteristic a drain-source leakage of at a gate voltage of 0V is clearly visible (fig. 9 ). Th avior of the NMOS indicates a leakage path of the drain contact to the substrate. The I/V characteristic measured between the gate contact and the leaky drain contact shows a linear ohmic behaviour. This allows the conclusion that there is a leakage path between the gate and the dr t of the failing NMOS. The assum e layout in fig. 7 . fig. 11 ) revealed that t ission source was a flipflop. After identifying the input net of the flipflop a pattern was created to control the flipflop driver. The emission only occurred when the input was set to zero, thus making it possible to attribute the emission to a certain flip flop state. This simplifies the understanding of the fail behaviour, as the initially utilized Iddq pattern does t A TEM plainview lamella was prepared at the position of leaking transistor. The TEM image revealed the reason for th leakage current. A deep CMP scratch filled with gate poly was found at the expected position. This conducting bridg between the two gates and the contact explains the electrica short between the contact and the poly silicon gate. An additional material analysis with Energy Dispersive X-ray analysis (EDX) of the material inside the scratch confirms th assumption of a CMP scratch: Only silicon signals could found.
Case 3
At several pattern positions two photoemission spots wer localized in the logic area. The correspond he em no provide any information about the high/low state of certain devices. (fig. 12) . The current maps show that four p + contacts of the logic structure where the PEM spot occurs were visible in both current maps (compare fig. 11 According to the contrast at TEM bright field (see fig. 13 ) it looks like a CoSi spike or a small crystal defect. A simple method separating these two possibilities is the TEM analysis without contrast aperture. A CoSi spike would still be visible without objective aperture because of the different absorption contrast due to higher atomic number. In fact a residual contrast at the position of the defect was found. An additional EDX analysis should give the final evidence of the CoSi spike theory. At the position of the defect an increased Co signal could be measured (see fig. 14) . CoSi spikes are small laminas embedded in the silicon crystal at {111} planes. The visualized CoSi spike explains the leakage path from contact to the deeper n-well.
Conclusion
A new class of "soft defects" was analyzed on chips that proved to be functional under any condition but showed delta nd of fails that may cause potential liability problems in the long term. Several physical defects were successfully localized, electrically characterized and visualized with state of the art FA methods. We showed that rejecting the outliers of the Iddq distribution really eliminates units with critical defects and improves quality. All defects have been found in the active area. Broken liner below contacts leads to wormholes to active area. Scratches in the trench isolation by CMP were found below the gate. This defect did not result in functional fails because the transistor structure was designed w dundancy. Several chips have shown crystal defects in the active area that did not cause the transistor failing but lead to small leakages causing higher ∆Iddq values and photon emission. The variety of the defects includes several which have already been well-known before and have also been found with , 1996, pp. 786-792 , K.S. Wills, "Photoemission Microscopy",
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Iddq variations at certain scan vectors. The failure analysis flow was adapted to this ki re ith re standard strategies like SRAM analysis. Nevertheless the analysis flow has proven to be successful to find issues below the functional fail level and has become an important tool to ensure defect free parts for our customers.
